In ihis paper we preseni a sei of hardware modules which form the basis for three vision applications: Tar@ Tmcking. lmage Stabilization and Image Mosaicking. The hvo main modules are: !he pramidal module and ihe muliiresoluiion covelaiion module. They were implemented using the HandelC language. and iesied in the Celoxica RClOOO developmentplatfonn, which has a Virtex-E FPGA. We show the perjormance sfatistics far hacking more than one farget using the basic modules, andpresent results of the applications implemented based on ihese basic modules.
Introduction
Computer Vision is one of the main branches of Artificial Intelligence. Computer Vision applications process images and generate as result images or data that later are analyzed depending on the application [I]. Throughout history many alternatives for digital image processing have been used. One of them is the use of supercomputers or dedicated workstations. A different alternative is the use of FPGAs (Field Gate Programmable Arrays), which are programmable digital devices used to implement complex hardware architectures [2].
One of the image representations used for' video processing is the pyramid it separates the total resolution of the original image in a set of images that represent it as a set of different spatial resolutions [3].
Background
The power of the pyramid representation comes from the increase in processing speed on the image operations.
This simplification permits to work at coarser resolutions where there are less pixels to be processed [4]. Each level of the pyramid is % smaller that the preceding level, allowing a reduction in the number of pixels to be processed by a factor of 4, 1664,256 and so on. Many algorithms that work at pyramidal level are called coarse-to-fme algorithms. They process the image in a very coarse resolution and obtain a first result of the processing, which is vague, because it was obtainded from low resolution images. In order to obtain better results, ihey are refmed repeating the processing to high resolutions but, using as a reference the results obtained 
Gaussian Pyramids
The stxting point of the pyramidal process is an image go of C columns hy R rows, and it is the level 0 of the gaussian pyramid. The level 1 of the pyramid consist of an image gl which is obtained applying a low pass filter to image go, and later suhsampling it. Each value within level 1 is calculated like a weighed average of the values in level 0 within a 5x5 window. Each value of level 2, represented by gz, is obtained from the values of level 1 applying the same process [3]. Fig. 1 shows the pyramid of an image following this scheme.
The filter process to generate a level is implemented by the function Reduce:
which means that for levels 0 < 1 < Nand nodes I, j , 0 < i < U, , O < j < R I 2 2 gl(i,i> = C C w ( m , n ) g l~l ( 2 i + m , 2 j + n ) .
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where N is the number of levels of the pyramid whereas Cl and 11, are the dimensions of the 1-th level, and m and n are the subindex of the convolution mask. The density of nodes is reduced by half in a dimension or by a fourth in two dimensions from level to level. On the other hand, the correlation measure used in this work to compare patches of pattems is the Sum of 
Basic Modules
In this section we present the two hasic architectures developed, they are integrated to obtain a multiresolution correlation architecture, which is fundamental for the implemented applications. We show the architectures in terms of processes. This is an advantage that allows us to use a hardware description language based on the standard ANSIC. These processes are mapped into hardware blocks by the place and route tools of the FPGA vendor.
Pyramidal Architecture
The main modules of the pyramidal architecture are shown in fig. 2 . The interaction between them is carried out in the following way: I . The original image is read from data memory and stored in the image registers.
The ConIxol Generator access the Coefficients
Memoly and pass them to the Convolution Modules depending on the mask and the image row being processed. The Convolution Module reads the data contained in the Image Registers and cany out the multiplications of the image values by the coefficients of the convolution mask.
Whenever the Convolution Module generates a result,
it is stored in the Registers Bank 5 . Once the Registers Bank has been filed, an intemption to the architecture is generated to keep its content in the Data Memory.
Steps 14 are repeated until fmishing with the original image The association of two convolution modules with hvo control generators is denominated pwcessor ofwramidal convolution. The basic implementation of the pyramidal architecture contains one processor of pyramidal 3.
6.
convolution. If additional parallelism is required, more processors of pyramidal convolution can be implemented. 
Correlation Architecture
The main modules of the correlation architecture are shown in fig. 3 . The interaction between them is carried out in the following way: 
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Multiresolution Correlation Architecture
The combination of these two main modules is the basis for the Multiresolution correlation architecture. The Multiresolution correlation process in shown in fig. 4 . The correlation process starts in the lowest level of both pyramids (image and target). In this level, the search window consist of the whole image in the last level of the pyramid. Then, the architecture obtains a tentative resulf that is no an exact result but it serves as a basis for future refinement. Later, the process goes to the next upper level in both pyramids, and apply the same process but now limiting the seach window depending on the results obtained from the lowest level. This process is repeated until the level 0 of both pyramids. 
Tracking
The tracking benefits from the multiresolution pyramid because in each level of the pyramid the amount of data to he processed is reduced. This reduction allos us to implement a multitarget tnc!ung architecture, that explodes the degree of parellism of the pyramidal and the correlation architectures. As an aditional tracking feacture, all the targets selected by the user are updated with the targets located in each frame.
Mosaics and Image Stabilization
In these applications, there are several targets that are randomly located within the image. A set of targets from the central column of the image is used as a reference; its movement and the direction of the movement with respect to the next image will help to determine the parts of these images that will he considered for the mosaic construction or image stabilization. These processes are shown in fig. 5  and fig. 6 respectively. 
Implementation and Results
The unplementation of the proposed architectures was made on the Celoxica RClOOO development platform usmg the HDL Handel-C The user mterface was programed in Visual C++ and the transfers between the card and the PC were made using DMA. 
Performace Results
The performance statistics of the pyramidal architecture are shown in table 1. The architecture was implemented using 1, 2, 3 and 4 pyramidal convolution processors. The pmcesing time column was obtained from the work frecuency of the pyramidal architecture (in this case, 25 MHz). We compare the processing time against a PC implementation of the pymmidal process, and this comparation is shown in fig. 7 . As we mentioned, the tracking architecture is flexible with respect to the target size. In table 2 we show the trackuig architecture performace for a 60 x 120 pixels pattenl.
Application Results
In this section we show the results of the implemented applications. respect to the desired parellism degree to be implemented The degree of parallelism depends on the available resources in the FPGA used for its implementation, on the desired speed and on the tracking application. Also it is posible to conclude that Handel-C is a language that shortens the design and implementation time of complex hardware architectures. 
Future Work
